I. INTRODUCTION

F
OR BIOMEDICAL electronics, active filters with very low cutoff frequencies are often found necessary due to the relatively slow electrical activity of the human body [1] , [2] . A key application area for low-frequency signal processing is ramp generation for testing the static characteristics of analog-to-digital converters [3] , [4] . An on-chip ramp generator allows the designer to make histogram and monotonic tests. Thus, there is a strong motivation for creating integrated solutions for circuits that are capable of operating at very low frequencies. For an operational transconductance amplifier-capacitor (OTA-C) filter implementation, such low frequencies imply large capacitors and very low transconductances [5] . There are two independent aspects to the problem. One involves OTA design with very low transconductance and high linearity, while the other is the realization of very large capacitors (typically of the order of several hundred picofarads) on chip. Frequently, OTAs designed for low-frequency applications operate in weak inversion, reducing further their linear range and making current mirrors sensitive to parameter variations. The proposed OTA employs transistors operating in the triode and saturation regions.
II. PSEUDODIFFERENTIAL OTA AND CMFB CIRCUIT
The transconductance amplifier's topology is based on the pseudodifferential -type four-quadrant multiplier [6] . The basic idea behind this topology, using n-type devices, is shown in Fig. 1 Publisher Item Identifier S 0018-9200(02)04933-8. of , thus modulating its drain current. The total differential output current is proportional to the product . This architecture has been modified to include the current division scheme [7] in order to reduce the transconductance gain of the multiplier even further. The complete schematic of the transconductance multiplier is shown in Fig. 2 . 1 Basically, is split into two nonequal halves, and , thus splitting the current through them in the ratio 1: . The current through , which is smaller than the current before splitting by the factor , is mirrored to the output, thus reducing the transconductance by the same factor. Transistors are simple current mirrors that are used to produce the differential output currents. The differential output current of the multiplier [6] is (1) where is the small-signal differential output current and the suffix indicates transistor , and is the scaling constant. If one of the signals or is kept constant, the other is varied, thus the multiplier can be used as a programmable transconductance amplifier whose can be varied. For this application, it is more convenient to choose as the input signal because the common-mode input voltage can be larger. The nominal value for our design is 100 mV, is 1 V for a supply of 1.5 V, and nominal is 1 nA/V ( ). The maximum input swing 2 is 1 V and can be varied in the range -mV , thus yielding two decades of transconductance tuning range. There is a tradeoff between signal swing and tuning range ; larger implies smaller and vice versa. From (1), the effective differential of the OTA is
1 Note that in Fig. 2 is linearly programmable with the tuning voltage , which can be theoretically varied from 50 pA/V ( mV) to 5 nA/V ( mV). Noise is dominated by the flicker components due to both the very low-frequency application and the use of large equivalent capacitors. This last fact allows us to increase the overal OTA small-signal transconductance and to reduce the thermal noise components. Noise components generated by transistors and are further reduced by the current divider, therefore, noise is dominated by the flicker noise components due to , , and . Input-referred noise density is approximated as (3) where ( , being the flicker coefficient) is the noise contribution of . The overall OTA transconductance is very small, usually , , and are greater than . The gate areas (around 120 3.6 m ) in (3) and bias current (around 0.5 nA for nA/V) are optimized to reduce their flicker noise contributions. Transistor mismatches produce differential and common-mode offset voltages. While common-mode offsets are reduced by the common-mode feedback circuitry, differential offsets are not accumulated by the fourth-order bandpass filter, since dc signals are inherently reduced by the overall (bandpass) transfer function. In addition, the most critical transistors are laid out using known matching techniques. Table I lists the OTA transistor sizes.
Since this topology is differential, a common-mode feedback circuit (CMFB) is required to stabilize the common-mode output levels of both branches. Several CMFB structures are discussed in [8] . Since the OTA was designed for high input/output swing (1 V ), it was necessary for the input stage of the CMFB circuit to have a high input-swing handling capability. Although the proposed OTA could also be used for the CMFB, we decided to investigate the floating-gate OTA as an alternative approach. A simple circuit model used for simulating floating-gate transistors [9] is shown in Fig. 3 . For SPICE to calculate dc operating points correctly, very large resistors (of the order of ) are added in parallel to the capacitors. In practice, these resistors are not required since the dc voltage is fixed by both CMFB and initial conditions of the floating gate. If the control-gate capacitors are designed such that they are sufficiently larger than the parasitic capacitors , and and assuming that the fixed charge on the floating gate is very small, then the floating-gate voltage yields (4) is not the same as , then an ac current flows through which causes to change accordingly.
is injected into the main OTA at a node in Fig. 2 such that the direction of change of makes the output common mode come back to the desired value . The voltage allows us to set the dc level of the floating gate for optimal operation. The bias current for the CMFB is about 0.1 A, and the nominal value for is 0.75 V. One attractive feature of the circuit of Fig. 4 is that it is fairly insensitive to the trapped charge on the floating gate. This is because all the four input transistors are similar floating-gate devices, and it is reasonable to assume that the trapped process charge would be about the same on all devices, provided they are laid out close to each other. After the voltage comparison, this leads to cancellation of the effect of trapped charges due to the nature of the differential-pair-based CMFB. The various transistor sizes for the CMFB cell are also listed in Table I . The simulated dc transfer characteristics of the OTA, including the CMFB, for different tuning voltages is shown in Fig. 5 . The tuning voltage has been varied in the range mV mV mV mV mV , while the small-signal transconductance changes by two decades, 0.05-5 nA/V. Additional simulations performed for the OTA with nA/V show us that the harmonic distortion component is less than 1% for a differential input signal of 2 V . Input-referred noise integrated from dc up to 1 Hz is around 110 V , leading to a signal-to-noise ratio (SNR) of around 75 dB.
III. FOURTH-ORDER BANDPASS FILTER
A 0.8-Hz fourth-order bandpass filter has been designed using the proposed OTA. The filter is realized here as a cascade of two identical second-order blocks. In order to set rad/s with nA/V, we need capacitors in the range of 180 pF. Techniques to scale grounded impedances up or down are discussed in [10] . The basic idea behind scaling impedance down and the circuit are illustrated in Fig. 6 . If the transconductance of the diode-connected transistor is large enough, the ac current . This current is gained up by the factor of transistor sizing and added to to generate the total ac current . For the case of capacitors, this translates to an increase in the effective capacitance , which is given by (5) For the design of the impedance multipliers, mainly two factors need to be considered: noise and accuracy. Notice in Fig. 6 that the noise contributions of the diode-connected transistor and its bias current source are the most critical ones. The input referred noise becomes (6) Therefore, the transconductance of the transistors used for the impedance multiplier implementation should be minimized. Similar to the main OTA, increasing gate areas and limiting the bias current reduces flicker noise contributions. The bias current for the multiplier is about 1 nA and the basic unit transistor size is about 3.6 m 300 m. Transistor mismatches are minimized using replicas of unit transistor size and doing a careful layout. The two-integrator loop filter is shown in Fig. 7 . The voltage transfer function for the node is given by
The filter's , , and peak gain can be set by , , and , respectively. Since the small-signal OTA transconductance is linearly dependent on the tuning voltage , the appropriate tuning voltages can control these parameters. The tuning voltage was varied from 50 to 500 mV to yield a variation of the center frequency of the filter from 0.6 to 6 Hz.
IV. RELAXATION OSCILLATOR
The OTA has also been used for the design of the fully differential relaxation oscillator [11] , shown in Fig. 8 . The circuit is essentially an integrator in series with a Schmitt trigger in a positive feedback loop. The comparator's outputs and resistors and fix the threshold levels of the Schmitt trigger. The comparator is a two-stage amplifier with an inverter at its output to boost the output driving capabilities. A differential comparator (9) where is the differential transconductance of the OTA, is the effective integrating capacitor, and and are the external Schmitt trigger resistors. The oscillation frequency is controlled only by the integration constant ( ) while the slope of the triangular wave depends on the integration constant, the resistor ratio ( ), and the supply voltages and . 
V. EXPERIMENTAL MEASUREMENTS
The above-described circuits have all been fabricated in a 1.2 m CMOS process available through MOSIS. The total available die area is 1.9 mm 1.9 mm. The chip microphotograph of the oscillator die is shown in Fig. 9 . The measured frequency response for the differential output of the fourth-order bandpass filter is shown in Fig. 10(a) . The integrated output noise within the 3 dB passband of the filter is about 210 V . The single-ended and differential outputs are depicted in Fig. 10(b) . A differential offset of around 20 mV can be observed in this figure. Notice that the common-mode offset is of the same order of magnitude, showing that the common-mode feedback system is properly controlling the dc output voltages. The measured results for the fourth-order filter are summarized in Table II .
The transient performance of the relaxation oscillator was also tested, and Fig. 11 shows the square and triangular oscillations. The power supply is 1.5 V, the power consumption is 5.57 W, and the total oscillator area is 2.16 mm . The frequency of oscillation is 0.7 Hz and it can be programmed in the range of 0.2-5 Hz. The measured slope deviation is about 4.5%, mainly due to process parameter tolerances. The error may also be attributable to the nonlinearity of the capacitor multiplier and the finite output impedance of the OTA. Better linearity may be possible with the use of cascode stages for the capacitor multiplier and for the OTA at the cost of signal swing. The measurements shown in Fig. 11 were susceptible to 60-Hz ac noise components in our measurement equipment which could not be filtered out completely.
VI. CONCLUSION
This paper has presented a wide-tuning OTA based on a four-quadrant -type multiplier architecture with the topology modified to include current division yielding very small transconductances. The main features of this OTA are the wide input signal range and wide transconductance gain tuning range (theoretically, two decades) with nonweak inversion operation. Practical impedance scaling techniques to emulate large on-chip capacitors have also been discussed. The OTA along with the impedance scalers have been used to design an integrated fourth-order bandpass filter and a relaxation oscillator. Theoretical and experimentally measured results are in good agreement.
